

Introduction to the STM32 L432KC MCU & Refresher on C Programming

Lecture 06

Josh Brake
Harvey Mudd College

Outline

- Introduction to the STM32-L432KC
- Review of basic architecture
- C refresher
 - Common idioms to set/clear bits
 - Pointers and arrays
 - Structures
- Writing a simple device driver: GPIO
 - Finding information in documentation
 - Writing code to properly configure the peripheral

Learning Objectives


By the end of this lecture you should be able to...

- List the basic details of the architecture of the ARM Cortex-M4 CPU used in our STM32 MCU.
- Recall basic C programming idioms and concepts (e.g., pointers, arrays, structures).
- Write a simple device driver to control the peripherals in your MCU using memory-mapped I/O.

STM32 Nucleo-32 board

Components

- MCU – STM32L432KC
- External flash memory
- 24 MHz crystal oscillator
- On-board ST-LINK debugger/programmer. Virtual COM port and debug port.
- 1 user LED and 1 reset push button
- Arduino Nano V3 form factor



What is an MCU

- MCU = MicroController Unit
- Processor core + peripherals

Figure 1. System architecture





Figure 1. STM32L432xx block diagram



Note: AF: alternate function on I/O pins.

Documentation

_____ : Information about all peripherals and their control registers

_____ : System block diagram, Pin functions, electrical characteristics, timing specs

_____ : Information about the architecture (e.g., Cortex-M4), supported assembly instructions, registers, memory map, etc.

Questions for a new MCU

- What is the _____ set?
- What does the _____ look like?
- What _____ are used?
- What types of _____ exist?
- What _____ are available?

STM32 L432KC Architecture

- STM32 MCU has an ARM Cortex-M4.
- It runs the ARMv7E-M architecture. This is a 32-bit architecture.
- Also supports Thumb-2 execution. Thumb-2 is a set of compressed, 16-bit instructions.
- One special thing to watch with Thumb is conditional execution. With Thumb execution you can only use conditional execution within an “if-then” block which can hold up to four successive instructions.

Architecture Overview

- Instructions are 32-bit
- Sixteen 32-bit registers R0-R15
- Supports condition codes
- Most instructions operate on two registers and put result in a third.

Microarchitecture Flashback




Figure 7.47 Pipelined processor with control

Harris and Harris, *Digital Design and Computer Architecture ARM Ed.*, p. 430

Register Set

- R15 is _____
- R14 is _____. Holds return addresses
- R13 by convention used as the _____.
- Four condition codes in current program status register (CPSR)
 - N – _____
 - Z – _____
 - C – _____
 - V – _____





FIGURE 4.3

Registers in the register bank

Memory Map

- Flat 32-bit instruction set
- Addressed in bytes.
- _____ bytes of memory accessible (4 Gigabytes)
- Instructions are always aligned on word _____ in standard ARM and halfword _____ boundaries in Thumb mode.

Figure 8. Memory map




PM0214 Cortex-M4 Programmers Manual

Memory Map - STM32L432KC

RM0394 p. 67

Figure 2. Memory map



C Programming Review

Important Concepts in C

- C is libertarian by nature. You can stomp on any memory address you want!
- There is no memory management built in. You must manually allocate (and deallocate!) any memory you need.

Primitive Data Types in C

Table eC.2 Primitive data types and sizes

Type	Size (bits)	Minimum	Maximum
char	8	$-2^{-7} = -128$	$2^7 - 1 = 127$
unsigned char	8	0	$2^8 - 1 = 255$
short	16	$-2^{15} = -32,768$	$2^{15} - 1 = 32,767$
unsigned short	16	0	$2^{16} - 1 = 65,535$
long	32	$-2^{31} = -2,147,483,648$	$2^{31} - 1 = 2,147,483,647$
unsigned long	32	0	$2^{32} - 1 = 4,294,967,295$
long long	64	-2^{63}	$2^{63} - 1$
unsigned long long	64	0	$2^{64} - 1$
int	machine-dependent		
unsigned int	machine-dependent		
float	32	$\pm 2^{-126}$	$\pm 2^{127}$
double	64	$\pm 2^{-1023}$	$\pm 2^{1022}$

Primitive Data Types in `stdint.h`

Table eC.2 Primitive data types and sizes

Type	Size (bits)	Minimum	Maximum
<code>char</code>	8	$-2^{-7} = -128$	$2^7 - 1 = 127$
<code>unsigned char</code>	8	0	$2^8 - 1 = 255$
<code>int</code>	machine-dependent		
<code>unsigned int</code>	machine-dependent		
<code>int16_t</code>	16	$-2^{15} = -32,768$	$2^{15} - 1 = 32,767$
<code>uint16_t</code>	16	0	$2^{16} - 1 = 65,535$
<code>int32_t</code>	32	$-2^{31} = -2,147,483,648$	$2^{31} - 1 = 2,147,483,647$
<code>uint32_t</code>	32	0	$2^{32} - 1 = 4,294,967,295$
<code>int64_t</code>	64	-2^{63}	$2^{63} - 1$
<code>uint64_t</code>	64	0	$2^{64} - 1$
<code>float</code>	32	$\pm 2^{-126}$	$\pm 2^{127}$
<code>double</code>	64	$\pm 2^{-1023}$	$\pm 2^{1022}$

Operators and Operator Precedence

Table eC.3 Operators listed by decreasing precedence

Category	Operator	Description	Example
Unary	++	post-increment	a++; // a = a+1
	--	post-decrement	x--; // x = x-1
	&	memory address of a variable	x = &y; // x = the memory address of y
	~	bitwise NOT	z = ~a;
	!	Boolean NOT	!x
	-	negation	y = -a;
	++	pre-increment	++a; // a = a+1
	--	pre-decrement	--x; // x = x-1
	(type)	casts a variable to (type)	x = (int)c; // cast c to an int and assign it to x
Multiplicative	sizeof()	size of a variable or type in bytes	long int y; x = sizeof(y); // x = 4
	*	multiplication	y = x * 12;
	/	division	z = 9 / 3; // z = 3
Additive	%	modulo	z = 5 % 2; // z = 1
	+	addition	y = a + 2;
Bitwise Shift	-	subtraction	y = a - 2;
	<<	bitshift left	z = 5 << 2; // z = 0b00010100
Relational	>>	bitshift right	x = 9 >> 3; // x = 0b00000001
	==	equals	y == 2
	!=	not equals	x != 7
	<	less than	y < 12
	>	greater than	val > max
	<=	less than or equal	z <= 2
>=	greater than or equal	y >= 10	

Table eC.3 Operators listed by decreasing precedence—Cont'd

Category	Operator	Description	Example
Bitwise	&	bitwise AND	y = a & 15;
	^	bitwise XOR	y = 2 ^ 3;
		bitwise OR	y = a b;
Logical	&&	Boolean AND	x && y
		Boolean OR	x y
Ternary	? :	ternary operator	y = x ? a : b; // if x is TRUE, // y=a, else y=b
Assignment	=	assignment	x = 22;
	+=	addition and assignment	y += 3; // y = y + 3
	-=	subtraction and assignment	z -= 10; // z = z - 10
	*=	multiplication and assignment	x *= 4; // x = x * 4
	/=	division and assignment	y /= 10; // y = y / 10
	%=	modulo and assignment	x %= 4; // x = x % 4
	>>=	bitwise right-shift and assignment	x >>= 5; // x = x >> 5
	<<=	bitwise left-shift and assignment	x <<= 2; // x = x << 2
	&=	bitwise AND and assignment	y &= 15; // y = y & 15
=	bitwise OR and assignment	x = y; // x = x y	
^=	bitwise XOR and assignment	x ^= y; // x = x ^ y	

Operator Precedence Tip!

You should only have to remember multiplication/division before addition/subtraction.
For everything else, use parentheses!

Important Keywords in C

- volatile – prevents the compiler from using a cached value (forces load)
- const – “read-only”. Prevents you from assigning a value to the variable.
- static
 - Inside a function: retains its values between calls.
 - Applied to a function: visible only in this file
- extern
 - Applied to a function definition: has global scope (redundant)
 - Applied to a variable: defined elsewhere
- void
 - As return type of function: doesn't return a value
 - In a pointer declaration, the type of a generic pointer
 - In a parameter list: takes no parameters

Important Libraries

- _____ – standard fixed-width types (e.g., uint32_t)
- _____ - standard input and output. Contains functions like printf or fprintf.
- _____ – standard library: random number generation (rand and srand), allocating or freeing memory (malloc and free).
- _____ – math library: standard math functions like sin, cos, sqrt, log, exp, floor, ceil.
- _____ – string library: functions to compare, copy, concatenate, and determine the length of a string.

Setting and Clearing Bits

C Idioms for Setting and Clearing Bits

```
1 #define GPIOA_BASE 0x48000000
2 #define GPIOA_MODER (*((volatile unsigned long *) (GPIOA_BASE + 0x00)))
3
4 // Set bit 3 of the GPIOA_MODER to 1.
5
6
7 // Clear bit 7 of the GPIOA_MODER (i.e., set to 0)
8
9
10
```

①

②

①

②

Pointers and Arrays

Pointers and Arrays in C: Arrays

```
1 int * p = (int*) 0x20000000;  
2  
3 int a = *p;  
4  
5 int b = *(p+3);  
6  
7 *(p+5) = b;
```

①

②

③

- ① Equivalent to **a** = _____
- ② Equivalent to **b** = _____, address _____
- ③ Equivalent to **p[5]** = _____, address _____

Pointers and Arrays in C: Strings

```
1 char * str = (char *) 0x20001000;  
2  
3 str[13] = 'A';
```

①

① Address _____

Dereferencing

```
1
2 int * p = (int*) 0x20000000;
3
4 int a = *p;
5 int * aptr = &a;
6
7 *aptr = 3;
8
9 int * ptr = &p[0];
10
11 ptr = &p[5]
12
13 *ptr = 42;
```

- ① Equivalent to a = _____
- ② `aptr` stores address of _____
- ③ same as `a=3`
- ④ `ptr=` _____
- ⑤ `ptr=` _____
- ⑥ `p[5]=` _____

Structures

```
1 struct optional_tag {  
2     type_1 identifier_1;  
3     type_2 identifier_2;  
4     ...  
5     type_N identifier_N;  
6 } optional_variable_definitions ;
```

Structures

```
1 struct contact {  
2     char name[30];  
3     unsigned long long phone;  
4     float height;  
5 };  
6  
7 struct contact jbrake; // example variable definition
```

How many bytes does this structure occupy in memory?

Using structures as part of a new type

Can also wrap in a typedef to avoid needing to use the `struct` keyword.

```
1 typedef struct my_tag {int i;} my_type; // Declaration of new type
2
3 // Creating variable with struct keyword
4
5
6
7 // Creating variable using new type
8
```

①

①

②

Arrow Operator


Use a structure to access a chunk of memory in a specific location.

```
1 typedef struct {
2     char first_name[30];
3     unsigned long long phone;
4     float height;
5 } contact_type;
6
7 contact_type jbrake;
8 strcpy(jbrake.first_name, "Josh Brake");
9 jbrake.phone = (unsigned long long) 9096218553;
10 contact_type * contact_type_ptr = &jbrake;
11 unsigned long long phone_num = contact_type_ptr->phone;
```

Writing Device Drivers: GPIO Example

GPIO Block Diagram

Figure 19. Basic structure of an I/O port bit



GPIO Register Map

Table 37. GPIO register map and reset values


Offset	Register name	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																	
0x00	GPIOA_MODER	MODE15[1:0]		MODE14[1:0]		MODE13[1:0]		MODE12[1:0]		MODE11[1:0]		MODE10[1:0]		MODE9[1:0]		MODE8[1:0]		MODE7[1:0]		MODE6[1:0]		MODE5[1:0]		MODE4[1:0]		MODE3[1:0]		MODE2[1:0]		MODE1[1:0]		MODE0[1:0]																		
	Reset value	1	0	1	0	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1																	
0x00	GPIOB_MODER	MODE15[1:0]		MODE14[1:0]		MODE13[1:0]		MODE12[1:0]		MODE11[1:0]		MODE10[1:0]		MODE9[1:0]		MODE8[1:0]		MODE7[1:0]		MODE6[1:0]		MODE5[1:0]		MODE4[1:0]		MODE3[1:0]		MODE2[1:0]		MODE1[1:0]		MODE0[1:0]																		
	Reset value	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	1	1	1	1	1	1	1	1																	
0x00	GPIOx_MODER (where x = C..E,H)	MODE15[1:0]		MODE14[1:0]		MODE13[1:0]		MODE12[1:0]		MODE11[1:0]		MODE10[1:0]		MODE9[1:0]		MODE8[1:0]		MODE7[1:0]		MODE6[1:0]		MODE5[1:0]		MODE4[1:0]		MODE3[1:0]		MODE2[1:0]		MODE1[1:0]		MODE0[1:0]																		
	Reset value	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1																	
0x04	GPIOx_OTYPER (where x = A..E,H)	Res.		Res.		Res.		Res.		Res.		Res.		Res.		Res.		OT15		OT14		OT13		OT12		OT11		OT10		OT9		OT8		OT7		OT6		OT5		OT4		OT3		OT2		OT1		OT0		
	Reset value																	0		0		0		0		0		0		0		0		0		0		0		0		0		0		0		0		0

Steps for writing a device driver for a new peripheral

1. Look at block diagram
2. Note what elements in the diagram need to be configured
3. Find relevant registers and bits
4. Write code
 1. Base address for peripheral
 2. Create structure to define registers

Blink LED

On-board LED connected to pin PB3.



UM1956 p. 33

Enabling peripheral clock

6.2.18 Peripheral clock enable register (RCC_AHBxENR, RCC_APBxENRy)


Each peripheral clock can be enabled by the xxxxEN bit of the RCC_AHBxENR, RCC_APBxENRy registers.

When the peripheral clock is not active, the peripheral registers read or write accesses are not supported.

The enable bit has a synchronization mechanism to create a glitch free clock for the peripheral. After the enable bit is set, there is a 2 clock cycles delay before the clock be active.

Caution: Just after enabling the clock for a peripheral, software must wait for a delay before accessing the peripheral registers.

RM0394 p. 191



Note: AF: alternate function on I/O pins.

DS11451 p. 13

Finding clock enable bit for GPIOB

6.4.16 AHB2 peripheral clock enable register (RCC_AHB2ENR)

Address offset: 0x4C

Reset value: 0x0000 0000

Access: no wait state, word, half-word and byte access

Note: When the peripheral clock is not active, the peripheral registers read or write access is not supported.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	RNG EN	res.	AESEN (1)
													rw		rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	res.	ADCEN	res.	Res.	Res.	Res.	res.	GPIOH EN	res.	res.	GPIOE EN	GPIOD EN	GPIOC EN	GPIOB EN	GPIOA EN
		rw						rw			rw	rw	rw	rw	rw

1. Available on STM32L42xxx, STM32L44xxx and STM32L46xxx devices only.

Where is that bit located?

1. Look in system and memory overview section
2. Look **RCC** register mapping to find register and bit offsets

Address	Register Name	Reset Value	Bit 0	Bit 1	Bit 2	Bit 3	Bit 4	Bit 5	Bit 6	Bit 7	Bit 8	Bit 9	Bit 10	Bit 11	Bit 12	Bit 13	Bit 14	Bit 15	Bit 16	Bit 17	Bit 18	Bit 19	Bit 20	Bit 21	Bit 22	Bit 23	Bit 24	Bit 25	Bit 26	Bit 27	Bit 28	Bit 29	Bit 30	Bit 31
0x40	RCC_APB2RSTR	0	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
0x48	RCC_AHB1ENR	0	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
0x4C	RCC_AHB2ENR	0	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.

Address	Register Name	Reset Value	Bit 0	Bit 1	Bit 2	Bit 3	Bit 4	Bit 5	Bit 6	Bit 7	Bit 8	Bit 9	Bit 10	Bit 11	Bit 12	Bit 13	Bit 14	Bit 15	Bit 16	Bit 17	Bit 18	Bit 19	Bit 20	Bit 21	Bit 22	Bit 23	Bit 24	Bit 25	Bit 26	Bit 27	Bit 28	Bit 29	Bit 30	Bit 31
0x4002 4000 - 0x4002 43FF	TSC	0	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
0x4002 3400 - 0x4002 3FFF	Reserved	0	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
0x4002 3000 - 0x4002 33FF	CRC	0	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
0x4002 2400 - 0x4002 2FFF	Reserved	0	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
0x4002 2000 - 0x4002 23FF	FLASH registers	0	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
0x4002 1400 - 0x4002 1FFF	Reserved	0	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
0x4002 1000 - 0x4002 13FF	RCC	0	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
0x4002 0800 - 0x4002 0FFF	Reserved	0	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
4002 07FF	DMA2	0	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
4002 03FF	DMA1	0	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
4001 FFFF	Reserved	0	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.

Configuration steps to enable basic GPIO: RCC

Turn on clock domain in Reset and Clock Control (RCC)

RCC base address: _____

RCC_AHB2ENR register offset: _____

Bit for GPIOB_EN: _____

Configure pin as output in GPIO register block

Configure pin as an output (GPIO_MODER)

Base address of **GPIOB**: _____

Offset of MODER register: _____

Bits in MODER to be set: _____

Value for relevant bits to configure pin as output: _____

Blink Demo: Includes

```
1 // Nucleo-L432KC Blink demo
2 // Josh Brake
3 // jbrake@hmc.edu
4 // 9/21/22
5 #include <stdint.h>
6 #define GPIOB_BASE_ADR (0x48000400UL)
7 #define RCC_BASE_ADR (0x40021000UL)
8 #define RCC_AHB2ENR ((uint32_t *) (RCC_BASE_ADR + 0x4C))
9 #define GPIOB_MODER ((uint32_t *) (GPIOB_BASE_ADR + 0x00))
10 #define GPIOB_ODR ((uint32_t *) (GPIOB_BASE_ADR + 0x14))
11 #define DUMMY_DELAY 100000
12
13 ...
```

Blink Demo: `main`

```
1 ...
2
3 int main(void) {
4     // Initialization code
5     *RCC_AHB2ENR |= (1 << 1);
6     // Set PB3 as output (MODER bit 7 to 0 and bit 6 to 1)
7     *GPIOB_MODER &= ~(1 << 7);
8     *GPIOB_MODER |= (1 << 6);
9     while(1) {
10        for(volatile int i = 0; i < DUMMY_DELAY; i++);
11        *GPIOB_ODR ^= (1 << 3);
12    }
```

Miscellaneous Notes

Using MCU while connected to development board

- Make sure that you have the `MCU_+5V` header connected. This ensures the on-board voltage regulators work which makes sure the reset signal is held high. If not, you won't be able to connect to your MCU to program it (the reset pin will float and the MCU will always be in reset!)
- Remove jumper that came installed by default on the Nucleo board (connects reset to ground!)

Using structures to model memory-mapped I/O

```
1 // Base addresses for GPIO ports
2 #define GPIOA_BASE (0x48000000U)
3 typedef struct
4 {
5     __IO uint32_t MODER;    /*!< GPIO port mode register, Address offset: 0x00 */
6     __IO uint32_t OTYPER;  /*!< GPIO port output type register, Address offset: 0x04 */
7     __IO uint32_t OSPEEDR; /*!< GPIO port output speed register, Address offset: 0x08 */
8     __IO uint32_t PUPDR;   /*!< GPIO port pull-up/pull-down register, Address offset: 0x0C */
9     __IO uint32_t IDR;     /*!< GPIO port input data register, Address offset: 0x10 */
10    __IO uint32_t ODR;     /*!< GPIO port output data register, Address offset: 0x14 */
11    __IO uint32_t BSRR;    /*!< GPIO port bit set/reset register, Address offset: 0x18 */
12    __IO uint32_t LCKR;    /*!< GPIO port configuration lock register, Address offset: 0x1C */
13    __IO uint32_t AFR[2];  /*!< GPIO alternate function registers, Address offset: 0x20-0x24 */
14    __IO uint32_t BRR;     /*!< GPIO Bit Reset register, Address offset: 0x28 */
15 } GPIO_TypeDef;
```

`__IO` is defined with a `#define` statement to one of the C keywords we discussed earlier. Which one?

Wrap Up

- C is libertarian – will allow you to do many things, not all of which are good for you.
- Understanding certain C data structures like pointers and structures will enable you to more easily and naturally write code to control your MCU.
- The MCU reference manual contains the information needed to write code to configure and manipulate the peripherals using memory-mapped I/O.