

ATLAS: Audio Tracking Laser-Assisted Light Show

Arya Goutam and Alec Vercruysse

CONTENTS

I	Introduction	1
I-A	Motivation	1
I-B	Overview	1
II	Design	1
II-A	FPGA Design	1
II-A1	ADC Interface	2
II-A2	Fast Fourier Transform Computation	3
II-A3	Beat Onset Detection	3
II-B	Microcontroller Design	4
III	Results	5
Appendix A: Bill of Materials		6
Appendix B: MAX10 FPGA SystemVerilog Code		7
B-A	i2s.sv	7
B-B	fft.sv	12
B-C	spi.sv	18
B-D	beat_track.sv	21
B-E	testbenches.sv	23
B-F	twiddle.py	29
B-G	fft.cpp	30
Appendix C: STM32F401RE C Code		33
C-A	Servo.c	33
References		37

Abstract—We propose a design of a system that projects a laser light show that synchronizes to music. The system samples audio input with a PCM1808 stereo ADC, and a MAX10 FPGA analyzes the frequency content of the song to find percussive elements in order to determine beat onsets. An STM32 microcontroller uses the beat onset locations to control a servo that rotates a multi-pattern diffraction grating and two laser diodes which shine through this grating. While in practice the design requires the song to have percussive elements and the algorithm is sensitive to input audio volume, the system can accurately identify and rapidly responds to beats and produces a compelling visual effect.

I. INTRODUCTION

A. Motivation

Light shows are often used to enhance music but coordinating lighting with music is challenging to do on the fly, especially with a low-cost setup. Our goal for this project

A. Goutam and A. Vercruysse are Engineering Majors in the class of 2023 at Harvey Mudd College, CA.

was to design a system that automatically creates interesting lighting effects which are synchronized to a live audio input.

B. Overview

The system shown in Figure 1 above is described here:

- 1) Stereo audio is passed from a computer to the PCM.
- 2) The PCM passes digital audio output to the FPGA.
- 3) The FPGA reads the digital audio, computes beat onsets and sends pulses to the MCU when it detects a beat onset.
- 4) The MCU uses the beat onset pulses to compute the song's tempo, choose a light pattern according to the tempo, and synchronize the pattern with the beats of the song.
- 5) The synchronized light pattern is displayed via control signals to the lasers and the servo.

II. DESIGN

The system consists of a straightforward signal path that starts as the PCM1808 ADC samples the stereo audio input, and is then processed by the MAX10 FPGA. The FPGA then outputs beat onset information to the STM32 MCU, which drives a hobby servo motor with diffraction grating attached.

A. FPGA Design

The 10M08SAU169 FPGA is responsible for interfacing with the PCM1808 stereo audio ADC as well as performing the digital signal processing required to determine beat onsets from the audio signal. Beat detection is performed based on the threshold detection of a spectral-based novelty function.

TABLE I
10M08SAU169 FPGA RESOURCE USAGE

Total Logic Elements	6,060 / 8,064	75%
Total Pins	26 / 130	20%
Total Memory Bits	1,024 / 387,072	< 1%
Total 9-bit multipliers	12 / 48	25%

This FPGA had just enough logic elements to implement all modules, including I2S, FFT, and beat detection. Table I demonstrates that 75% of logic elements are being used by the current design. However, since memory usage is extremely small (corresponding to a single 32 bit x 32 sample RAM), Quartus is preferring to infer register logic rather than memory for some memory modules including twiddle bit ROM and FFT RAM.




Fig. 1. System Block diagram displaying all components and signal paths within system.




Fig. 2. Block diagram and relevant I2S communication protocol of the of the PCM1808 ADC used for audio input sampling. MD1=0, MD0=0, and FMT=0 to set the operating mode to slave-mode with I2S communication. AGND and DGND were tied together, with VCC and VDD tied to the 5V and 3.3V outputs of the Nucleo-64 development board, respectively.

1) *ADC Interface:* Although the FPGA includes an on-board ADC, an external one was used to sample the audio.

This was done in order to reduce the complexity of external hardware as well as provide for maximum possible flexibility and minimum possible noise.

Since conventional line-level audio signals are stereo, two ADC channels are required in order to sample the song. Furthermore, line-level audio is zero centered, while the FPGA can only work with positive voltage, so therefore the signal would require biasing to sample with an FPGA. Lastly, the PCM1808 is much higher-performance than the FPGA – not only does it have 24 bit resolution (versus 12), it also performs all required anti-aliasing filtering before sampling. For a nominal 44.875 kHz sample rate, the PCM1808 samples at 3 MSPS and performs decimation and high pass to ensure that no aliasing occurs and no DC component exists in the signal. In addition, the PCM1808 exposes an extremely simple I2S slave-mode interface that allows for a fully synchronous design with the FPGA driving all sampling clocks, to allow for simple integration with the rest of the system. Lastly, the device requires only 3.3V and 5V power supplies, both of which already exist on the MAX10/Nucleo-64 development platform that is used for all work in E155. The block diagram and I2S communication example waveform can be seen in Fig.

2.

Since the purpose of the E155 final project focused on digital logic design and no points were given for analog front end (AFE) design, the flexibility of the simple all-in-one solution of the PCM1808 was preferred to a more custom AFE that leveraged the existing ADC on-board the FPGA. The low component count required of this design also allowed for the extremely quick single-iteration development of a PCB for the PCM1808 and all associated audio jacks required to interface the system with input audio.

A custom PCB was developed that included input (and output) 3.5mm and RCA audio jacks that allow the system to sit as a "man-in-the-middle" between an audio source and amplifier or listening device. The schematic of the PCB can be seen in Fig. 3. For maximum flexibility, all control signals were routed to the FPGA. Ultimately, the slave-mode I2S interface was selected, sampling at 46.875 kHz. This sampling frequency allows for a Nyquist frequency above 20 kHz, which is considered to be the upper frequency limit of human hearing. Therefore this sampling frequency should accurately capture all audible information in the analog audio input. Since the FPGA runs at 12MHz, the PCM1808 system clock (`sck_i`), which runs at $256 * 46.875 \text{ kHz} = 12 \text{ MHz}$ was derived directly from the FPGA. Furthermore, a power of 2-based prescaler was used to derive the associated left/right clock (`l_rck`) and bit clock (`bck`) signals required for I2S communication.

Since all I2S clock signals were derived from the same prescale counter, the value of the counter was also used to determine state for the I2S master input module on the FPGA. For example, the bit index was determined by sampling the 5 bits (6:2) above the bit index sampled to derive the bit clock (1).

The bit index and left-right select clock were used to determine when to shift input data into the left and right channel shift registers. At the end of each frame consisting of a left and right channel sample, stable left/right sample registers were written to and an output "sample ready" (`newsample_valid`) signal was generated.

The operation of the I2S input module was verified via a unit-testbench in ModelSim.

2) *Fast Fourier Transform Computation:* The 32-point Fast Fourier Transform (FFT) is computed using a multi-cycle module based on the non-pipelined reference implementation by Slade in [1]. The design consists of a single butterfly unit which reads from and writes to two dual-port RAM blocks "ping-pong" configuration. That is, for a certain level of FFT computation, one RAM is reading pairs of a and b inputs to the butterfly while the other is writing the resultant values. On the next level, the reading RAM becomes the writing one, and the writing RAM becomes the reading one. An address generation unit (AGU) controls the logic to handle both the ping-pong operation of the RAM as well as determine the pairs of values that need to serve as inputs to the butterfly operation at each clock cycle. A block diagram of this implementation is shown in Figure 4.

Additional control logic was implemented in order to load the RAM with samples prior to computation, read the output

spectrum values after computation, and reset the module after computation.

The state of the FPGA was determined by an external control Finite State Machine composed of the states `FFT_LOADING`, `FFT_STARTING`, `FFT_WAITING`, `FFT_WRITING` and `FFT_RESETTING`. The state machine waits in the `FFT_LOADING` state until 32 samples are loaded into the FFT, at which point it enters the `FFT_STARTING` state to drive the start logic. The state machine then enters the `FFT_WAITING` logic until it receives the done signal from the AGU. At this point the state machine enters the `FFT_WRITING` state to allow the output spectrum values to be read into another module. This control module also generates the addresses required to properly load and write out the data into and out of the FFT module. Once all values are written, the state machine enters `FFT_RESETTING` to reset the AGU before the next computation. After this, the state goes back to `FFT_LOADING` and the cycle is repeated.

The load logic was implemented by inferring multiplexers between the AGU and RAM0 that allowed the write-enable, write-data, and address lines to be controlled by a load module that takes the input samples and writes them in the correct order to the FFT RAM¹.

The write logic was implemented in a similar manner, by inferring multiplexers that allowed the external FFT control module to access the address port of the RAM containing the output values.

The FFT computation is computed in less time than it takes to receive a single sample from the ADC, so all samples read in by the ADC are ultimately fed into the FFT module. This essentially results in an STFT module with a hop size equal to the window size of 32.

The FFT module was verified with a unit-testbench in ModelSim, specifically by comparing output spectra to ones computed on identical input in Python with NumPy. Note that the output values reported in Table V of Slade do not match the values reported in Figure 3 of Slade, and are incorrect. Furthermore, our implementation uses roots-of-unity (twiddle) values $w_m = e^{-j2\pi m/N}$, while Slade uses a less standard convention, $w_m = e^{j2\pi m/N}$, which means that the sign of the imaginary parts of the output values produced by the two different implementations of the FFT are flipped. A crucial resource used when testing the FFT module was referencing a working C implementation (adapted from the one in Slade), which allowed ground-truth intermediate values to be examined. This was crucial to verifying the operation of the butterfly unit and address generation unit in particular. The reference implementation is included in Appendix B-G.

3) *Beat Onset Detection:* The spectrum of a song can be considered to contain both harmonic and percussive information. Harmonic instruments and voices typically produce fundamental tones below 1 kHz, with harmonics of lower intensity appearing in frequency bins that are multiples of the fundamental. Percussive elements, however, such as drums, can be considered to generate impulses in the time domain. Impulses in the time domain correspond to spectral content at

¹with bit reversed addresses, see [1]




Fig. 3. Schematic of the ADC interface PCB. Note that the multiple audio jacks that allow it to be placed in the middle of an existing audio system.




Fig. 4. Diagram of our Cooley-Tukey FFT System Verilog implementation based on Slade’s paper and Prof. Brake’s slides [1].

every frequency, so often drums and percussive elements will appear in high-frequency bins, depending on the mastering of the song and the specific instruments involved. Figure 5 displays an example spectrum of an electronic dance music (EDM) song that demonstrates this.

To take advantage of the high-frequency and broadband nature of percussive components, beat onsets were calculated by performing debounced thresholding of a novelty function computed by summing the magnitudes of the upper frequency bins.

As the output values of the FFT are being read sequentially, a complex multiplier computes the magnitude of each frequency bin by multiplying it with its complex conjugate. If the bin is between bins 10 and 15 inclusive, an accumulator accumulates this magnitude. The value of the accumulator is compared to a threshold to determine whether or not the sample could correspond to a beat. Hysteresis is implemented




Fig. 5. Example log-magnitude Spectrum of a snippet of the EDM song "ACRAZE - Do it to It". Note that the upper frequency bins that correspond to the hi-hats provide steady tempo information, while the melodic and vocal parts of the song rest primarily in the lower frequency bins.

to ensure that a single beat in the song that spans multiple samples does not trigger the beat onset detector multiple times. Fig. 6 demonstrates this hysteresis for an example beat in a song.

B. Microcontroller Design

The STM32F401RE microcontroller (MCU) reads a pulsed beat onset signal from the FPGA and creates light patterns by controlling the servo and the two lasers.

The servo position is controlled by changing the duty cycle of a square wave signal. 770 μ s of high time out of 20 ms corresponds to a position of zero degrees while 2270 μ s corresponds to a position of 180 degrees. Positions are referred to as x μ s. Our MCU simply writes out two binary signals for laser control.

The lasers are controlled with a dual laser driver. To create this circuit, we used a prebuilt dual laser driver




Fig. 6. Example beat-detection in the EDM song "ACRAZE - Do it to It". The orange trace corresponds to the sum of the upper frequency bins. The blue trace (beat detection out) goes high when the threshold is first reached. A "debounce" timer then counts down from there, resetting every time the threshold is reached, to only allow the beat to be detected again once the orange trace has been below the threshold for some minimum time. In practice, the blue signal only goes high when the beat is first detected, and the counter logic is stored and handled separately, but the logic displayed in this figure is helpful for visualization of the algorithm.




Fig. 7. Circuit diagram detailing physical connections between MCU, servo, and lasers.

board and inserted relays into the power wires going to the lasers. The MCU digital pins could not source enough current to activate the relays so we used NPN transistors to drive the relays and electrically control the flow of power to the lasers. We chose to use a relay instead of a transistor to avoid modifying the properties of the existing laser driver circuit. A circuit diagram of our MCU subsystem is presented in Figure 7.

A light pattern is encoded with four values:

- 1) Servo Starting Rotation (pulse width μs)
- 2) Servo Ending Rotation (pulse width μs)
- 3) Red Laser On (0 or 1)
- 4) Green Laser On (0 or 1)

Beats per minute (BPM) is calculated using the time difference between the last two beat onset pulses, and a pattern is assigned depending upon which bucket the BPM falls into from the following:

- $0 < \text{BPM} \leq 30$
- $30 < \text{BPM} \leq 60$
- $60 < \text{BPM} \leq 120$
- $120 < \text{BPM} \leq 240$

Once a pattern is selected, the servo oscillates between the servo start position and the servo end position. These transitions happen exactly at the beat onset times. The MCU also enables the lasers according to the selected pattern by writing the two binary "laser on" signals to our laser driver circuit.

III. RESULTS

The efficacy of our system is highly dependent upon the song that is fed into it. Songs with a consistent percussive element, such as a clap or drum hit, produced the best results. In these cases, the beat onset detection algorithm captures nearly all of the beats and the lasers produce an aesthetically interesting light show that is closely synchronized to the input song. Additionally, the system functions best when the input song is sent at maximum volume.

There are a few ways we could have improved the system given more time:

- 1) Introduce an automatic gain control circuit. We believe this would allow for songs at varying volumes to perform well with ATLAS.
- 2) Compute a log-magnitude spectrogram. Humans perceive the loudness of sound on a log scale so operating on a log-magnitude spectrogram is likely to yield beat detections that better align with a human's perception of beats.
- 3) Reduce the hop size of the STFT to be half of the window size by double-buffering the input sample windows, which provides for a more conventional STFT computation.
- 4) Experiment with different FFT window sizes and bucket summation indices. Varying the window size and bucket summation indices could allow ATLAS to work on a greater variety of musical genres. For example, a higher FFT window size with beat detection based on a summation of the low frequency buckets could produce good beat tracking in rock songs with a prominent bassline. Higher frequency resolution that enables the spectrum to differentiate fundamental frequencies of different notes would also enable the system to operate successfully with more conventional beat-detection algorithms such as spectral-flux based novelty functions.

ACKNOWLEDGMENT

The authors would like to thank Prof. Joshua Brake for his invaluable guidance with our final project. We also appreciate the insightful feedback we received on our project by the class. Lastly, we thank Sam Abdelmuati in the stockroom for his help regarding part selection.

APPENDIX A
BILL OF MATERIALS

TABLE II
BILL OF MATERIALS

Ct.	Description	Part Number	Extended Price
1	stereo ADC	PCM1808PW	\$2.23
2	cap cer 1uf 50v 0805	C2012JB1H105K085AB	\$0.374
3	cap cer 0.1uf 50v 0805	CGA4J2X8R1H104K125AA	\$0.396
3	cap cer 10uf 25v 0805	C2012JB1E106M085AC	\$1.26
2	conn jack stereo 3.5mm SMD	SJ-3523-SMT-TR	\$1.88
1	conn header vert 40pos 2.54mm	SBH11-PBPC-D20-ST-BK	\$0.73
5	JLPCB boards (+ shipping)	-	\$8.98
1	laser + diffraction grating module	ZQ-B338	\$20.99
1	Hitec hobby servo	HS-311	N/A ²
2	relay	EC2-5NJ	N/A ³
2	NPN darlington transistor	MPSA13	N/A ⁴
2	330 ohm resistor	-	N/A ⁵

²already owned

³from stock room

⁴from stock room

⁵from stock room

APPENDIX B
MAX10 FPGA SYSTEMVERILOG CODE

A. i2s.sv

```

1  module final_fpga(input logic      clk,      // 12MHz MAX1000 clk, H6
2                    input logic      nreset,   // global reset, E6 (right btn)
3                    input logic      din,      // I2S DOUT, PB6_G12
4                    input logic      uscki,    // SPI clk, PB3_J12
5                    input logic      umosi,    // SPI MOSI, PB5_J13
6                    input logic      uce,      // SPI CE, PA10_L12
7                    input logic [3:0] sw1,     // threshold sel. E1, C2, C1, D1
                        → (DIP SW1)
8                    output logic      bck,     // I2S bit clock, PA7_J2
9                    output logic      lrck,    // I2S l/r clk, PA6_J1
10                   output logic      scki,    // PCM1808 sys clk, PA5_H4
11                   output logic      fmt,     // PCM1808 FMT, PA8_J10
12                   output logic [1:0] md,     // PCM1808 MD1 & MD0, PC7_H13, PA9_H10
13                   output logic      miso,    // SPI MISO, PB4_K11
14                   output logic [7:0] LEDs,   // debug LEDs (see MAX1000 user
                        → guide)
15                   output logic      beat_out // beat (to MCU) H5 (thru a jumper
                        → to MCU)
16                );
17
18                //////////////////////////////////////////////////// reset
19                // active high reset, active low btns
20                logic reset;
21                assign reset = ~(nreset);
22                //assign LEDs[0] = reset;
23                //////////////////////////////////////////////////// end reset
24
25                //////////////////////////////////////////////////// I2S/PCM1808
26                assign md = 2'b00; // see PCM1808 table 2 (slave mode)
27                assign fmt = 0; // see PCM1808 table 3 (i2s mode)
28
29                logic newsample;
30                logic [23:0] left, right;
31                i2s pcm_in(clk, reset, din, bck, lrck, scki, left, right, newsample);
32                //////////////////////////////////////////////////// end I2S/PCM1808
33
34                //////////////////////////////////////////////////// FFT
35                logic fft_start, fft_done, i2s_load, fft_load,
36                    → fft_reset, fft_creset, fft_write;
37                logic [31:0] fft_wd;
38                logic signed [15:0] left_msbs;
39                logic signed [15:0] fft_rd;
40                logic [5:0] sample_ctr;
41
42                assign fft_reset = reset | fft_creset;
43                assign left_msbs = left[23:8];
44                assign fft_rd = left_msbs >>> 5; // arithmetic shift right
45                fft fft(clk, fft_reset, fft_start, fft_load, fft_rd, fft_wd, fft_done);
46                fft_control i2s_fft_glue(clk, reset, newsample, fft_done, fft_start, fft_load,
47                    → fft_creset, fft_write, sample_ctr);
48                //////////////////////////////////////////////////// end FFT
49
50                //////////////////////////////////////////////////// store result
51                logic [31:0] res_count; // result count

```

```

50     logic                                posedge_fft_done;
51     pos_edge pos_edge_fft_done(clk, fft_done, posedge_fft_done);
52     always_ff @(posedge clk)
53     begin
54         if (reset) res_count <= 0;
55         else if (posedge_fft_done) res_count <= res_count + 1'b1;
56     end
57
58     logic [31:0]                          spectrum_result [0:31];
59     always_ff @(posedge clk) begin
60         if (fft_write)
61             begin
62                 spectrum_result[sample_ctr] <= fft_wd;
63             end
64     end
65     ////////////////////////////////// end store result
66
67     ////////////////////////////////// SPI
68     logic [31:0] spi_data;
69     logic [4:0]  spi_adr;
70     assign spi_data = spectrum_result[spi_adr];
71     spi_slave spi(clk, reset, uscki, umosi, uce, spi_data, spi_adr, miso);
72     ////////////////////////////////// end SPI
73
74     ////////////////////////////////// beat tracking
75     logic [7:0] thresh, accum_stable;
76     logic        beat_ctr, posedge_beat_out;
77     assign thresh = {1'b0, sw1, 2'b0};
78     assign LEDs   = {accum_stable[7:1], beat_ctr};
79     beat_track beattrack(clk, reset, sample_ctr, fft_wd, fft_write, fft_done, thresh,
80     → beat_out, accum_stable);
81     pos_edge pos_edge_beat_out(clk, beat_out, posedge_beat_out);
82
83     always_ff @(posedge clk) begin
84         if (reset)
85             beat_ctr <= 0;
86         else if (posedge_beat_out)
87             beat_ctr <= beat_ctr + 1'b1;
88     end
89     ////////////////////////////////// end beat tracking
90
91     endmodule // final_fpga
92
93     typedef enum logic [3:0] {FFT_LOADING, FFT_STARTING, FFT_WAITING, FFT_WRITING,
94     → FFT_RESETTING, FFT_ERROR} statetype;
95     module fft_control(input logic        clk,
96     input logic        reset,
97     input logic        newsample,
98     input logic        fft_done,
99     output logic       fft_start,
100    output logic       fft_load,
101    output logic       fft_reset,
102    output logic       fft_write,
103    output logic [5:0] sample_ctr);
104
105    statetype          state, nextstate;
106
107    always_ff @(posedge clk) begin

```



```

106     if      (reset || (state == FFT_RESETTING))
107         sample_ctr <= 0;
108     else if ((newsample && (state == FFT_LOADING)) || (state == FFT_WRITING ||
109     → nextstate == FFT_WRITING))
110         sample_ctr <= sample_ctr + 1'b1;
111     else if (state == FFT_WAITING)
112         sample_ctr <= 0; // this case needs to be checked after the previous
113         //               in case state is WAITING but nextstate is WRITING.
114 end
115
116 always_ff @(posedge clk) begin
117     if (reset) state <= FFT_LOADING;
118     else state <= nextstate;
119 end
120
121 always_comb begin
122     case (state)
123     FFT_LOADING :
124         if (sample_ctr == 32) nextstate = FFT_STARTING;
125         else nextstate = FFT_LOADING;
126     FFT_STARTING : nextstate = FFT_WAITING;
127     FFT_WAITING :
128         if (fft_done) nextstate = FFT_WRITING;
129         else nextstate = FFT_WAITING;
130     FFT_WRITING :
131         if (sample_ctr == 32) nextstate = FFT_RESETTING;
132         else nextstate = FFT_WRITING;
133     FFT_RESETTING: nextstate = FFT_LOADING;
134     default : nextstate = FFT_ERROR; // debug
135     endcase // case (state)
136 end
137
138 assign fft_load = (state == FFT_LOADING) & newsample;
139 assign fft_start = (state == FFT_STARTING);
140 assign fft_reset = (state == FFT_RESETTING);
141 assign fft_write = (state == FFT_WRITING || nextstate == FFT_WRITING);
142
143 endmodule // control
144
145 module i2s(input logic clk,
146     input logic reset,
147     input logic din, // PCM1808 DOUT, PB6_G12
148     output logic bck, // bit clock, PA7_J2
149     output logic lrck, // left/right clk, PA6_J1
150     output logic scki, // PCM1808 system clock, PA5_H4
151     output logic [23:0] left,
152     output logic [23:0] right,
153     output logic newsample_valid);
154
155     //////////////////////////////////////////////////// clock ////////////////////////////////////////
156
157     // Fs = 46.875 KHz
158     logic [8:0] prescaler; // 9-bit prescaler
159     assign scki = clk; // 256 * Fs = 12 MHz
160     assign bck = prescaler[1]; // 64 * Fs = 3 MHz = 12 MHz / 4
161     assign lrck = prescaler[7]; // 1 * Fs = 12 Mhz / 256
162
163     always_ff @(posedge clk)

```

```

163     begin
164         if (reset)
165             prescaler <= 0;
166         else
167             prescaler <= prescaler + 9'd1;
168         end
169     ////////////////////////////////// end clock //////////////////////////////////
170
171     // left and right shift registers
172     logic [23:0]          lsreg, rsreg;
173
174     // samples the prescaler to figure out what bit should currently be sampled.
175     // sampling occurs on bit 1 and bit 24, NOT bit 0!
176     logic [4:0]          bit_state;
177     assign bit_state = prescaler[6:2];
178
179     // shift register enable logic
180     logic                shift_en;
181     assign shift_en = ((bit_state >= 1) && (bit_state <= 24) && !reset);
182
183     // shift register operation. samples DOUT only when shift_en.
184     // this should be the only register that is not clocked directly from clk!!
185     always_ff @(posedge bck)
186         begin
187             if (!lrck && shift_en) // left
188                 begin
189                     lsreg <= {lsreg[22:0], din};
190                     rsreg <= rsreg;
191                 end
192             else if (lrck && shift_en) // right
193                 begin
194                     rsreg <= {rsreg[22:0], din};
195                     lsreg <= lsreg;
196                 end
197             end // shift register operation
198
199     // load shift regs into output regs.
200     // update both regs at once, once every fs.
201     // this way, left and right will always contain a valid sample.
202     logic newsample;
203     assign newsample = (bit_state == 25 && lrck && prescaler[1:0] == 0); // once every
204     // → cycle
205     assign newsample_valid = (bit_state == 26 && lrck && prescaler[1:0] == 0); // once
206     // → we can sample it!
207     always_ff @(posedge clk)
208         begin
209             if (reset)
210                 begin
211                     left <= 0;
212                     right <= 0;
213                 end
214             else if (newsample)
215                 begin
216                     left <= lsreg;
217                     right <= rsreg;
218                 end
219             end
220         end
221     else
222         begin

```

```
219         left <= left;
220         right <= right;
221     end
222 end
223
224 endmodule // i2s
```

B. *fft.sv*

```

1 // the width is the bit width (e.g. if width=16, 16 real and 16 im bits).
2 // the input should be width-5 to account for bit growth.
3 module fft
4     #(parameter width=16, N_2=5, hann=0) // N_2 is log base 2 of N (points)
5     (input logic      clk,
6      input logic      reset,
7      input logic      start,
8      input logic      load,
9      input logic [width-1:0] rd, // real read data in
10     output logic [2*width-1:0] wd, // complex write data out
11     output logic      done);
12
13     logic      enable; // for AGU operation
14     logic      rdssel; // read from RAM0 or RAM1
15     logic      we0_agu, we0, we1; // RAMx write enable
16     logic [N_2 - 1:0] adr0a_agu, adr0b_agu, adr0a, adr0b, adr0a_load,
17     → adr0b_load, adr0a_load_agu, adr1a, adr1b, adr1a_agu;
18     logic [N_2 - 2:0] twiddleadr; // twiddle ROM adr
19     logic [2*width-1:0] twiddle, a, b, writea, writeb, aout, bout, rd0a, rd0b,
20     → rd1a, rd1b, val_in;
21
22 // LOAD LOGIC
23 fft_load #(width, N_2, hann) loader(clk, reset, load, rd, adr0a_load, adr0b_load,
24 → val_in);
25 assign adr0a_load_agu = load ? adr0a_load : adr0a_agu;
26 assign adr0b = load ? adr0b_load : adr0b_agu;
27 assign writea = load ? val_in : aout;
28 assign writeb = load ? val_in : bout;
29 assign we0 = load ? 1'b1 : we0_agu;
30
31 // AGU ENABLE LOGIC
32 always_ff @(posedge clk)
33     begin
34         if (start) enable <= 1;
35         else if (done || reset) enable <= 0;
36     end
37
38 // OUTPUT LOGIC
39 logic [N_2-1:0] out_idx;
40 assign wd = N_2[0] ? rd1a : rd1b; // ram holding results depends on even-ness of
41 → log2(N-points)s?
42 assign adr0a = done ? out_idx : adr0a_load_agu;
43 assign adr1a = done ? out_idx : adr1a_agu;
44
45 always_ff @(posedge clk)
46     begin
47         if (reset) out_idx <= 0;
48         else if (done) out_idx <= out_idx + 1'b1;
49     end
50
51 fft_agu #(width, N_2) agu(clk, enable, reset, done, rdssel, we0_agu, adr0a_agu,
52 → adr0b_agu, we1, adr1a_agu, adr1b, twiddleadr);
53 fft_twiddleROM #(width, N_2) twiddlerom(twiddleadr, twiddle);
54
55 twoport_RAM #(width, N_2) ram0(clk, we0, adr0a, adr0b, writea, writeb, rd0a, rd0b);
56 twoport_RAM #(width, N_2) ram1(clk, we1, adr1a, adr1b, aout, bout, rd1a, rd1b);

```

```

52     assign a = rdsel ? rd1a : rd0a;
53     assign b = rdsel ? rd1b : rd0b;
54
55     fft_butterfly #(width) bgu(twiddle, a, b, aout, bout);
56
57     endmodule // fft
58
59     module fft_load
60         #(parameter width=16, N_2=5, hann=0) // hann: bool, whether or not to window.
61         (input logic clk,
62          input logic          reset,
63          input logic          load,
64          input logic [width-1:0] rd,
65          output logic [N_2-1:0]  adr0a_load,
66          output logic [N_2-1:0]  adr0b_load,
67          output logic [2*width-1:0] val_in);
68
69         logic [N_2-1:0]          idx;
70         logic [width-1:0]       val_in_re;
71
72         bit_reverse #(N_2) reverseaddr(idx, adr0a_load);
73         assign adr0b_load = adr0a_load;
74
75         always_ff @(posedge clk)
76             begin
77                 if (reset) begin
78                     idx <= 0;
79                 end else if (load) begin
80                     idx <= idx + 1'b1;
81                 end
82             end
83
84         logic          [2*width-1:0] untruncated_mult;
85         logic signed  [width-1:0]    hann_coeff;
86         hann_lut #(width, N_2) hann_rom(clk, idx, hann_coeff);
87         assign untruncated_mult = hann_coeff * rd;
88         assign val_in_re = hann ? untruncated_mult[2*width-2:width-1] : rd;
89         assign val_in     = {val_in_re, 16'b0}; // imaginary is all zeros!
90
91     endmodule // fft_load
92
93     module bit_reverse
94         #(parameter N_2=5)
95         (input logic [N_2-1:0] in,
96          output logic [N_2-1:0] out);
97
98         genvar          i;
99         generate
100             for(i=0; i<N_2; i=i+1) begin : BIT_REVERSE
101                 assign out[i] = in[N_2-i-1];
102             end
103         endgenerate
104
105     endmodule // bit_reverse
106
107     // 32-point FFT address generation unit
108     module fft_agu
109         #(parameter width=16, N_2=5)

```

```

110     (input logic          clk,
111     input logic          enable,
112     input logic          reset,
113     output logic         done,
114     output logic         rdssel,
115     output logic         we0,
116     output logic [N_2-1:0] adr0a,
117     output logic [N_2-1:0] adr0b,
118     output logic         we1,
119     output logic [N_2-1:0] adr1a,
120     output logic [N_2-1:0] adr1b,
121     output logic [N_2-2:0] twiddleadr);
122
123     logic [N_2-1:0]      fftLevel = 0;
124     logic [N_2-1:0]      flyInd = 0;
125
126     logic [N_2-1:0]      adrA;
127     logic [N_2-1:0]      adrB;
128
129     always_ff @(posedge clk) begin
130         if (reset) begin
131             fftLevel <= 0;
132             flyInd <= 0;
133         end
134         // Increment fftLevel and flyInd
135         else if (enable === 1 & ~done) begin
136             if (flyInd < 2**(N_2 - 1) - 1) begin
137                 flyInd <= flyInd + 1'd1;
138             end else begin
139                 flyInd <= 0;
140                 fftLevel <= fftLevel + 1'd1;
141             end
142         end
143     end
144
145     // sets done when we are finished with the fft
146     assign done = (fftLevel == (N_2));
147     calcAddr #(width, N_2) adrCalc(fftLevel, flyInd, adrA, adrB, twiddleadr);
148
149     assign adr0a = adrA;
150     assign adr1a = adrA;
151
152     assign adr0b = adrB;
153     assign adr1b = adrB;
154
155     // flips every cycle
156     assign we0 = fftLevel[0] & enable;
157     assign we1 = ~fftLevel[0] & enable;
158
159     // flips every cycle
160     assign rdssel = fftLevel[0];
161
162     endmodule // fft_agu
163
164     // todo: parameterize for more than 32-point FFT.
165     module calcAddr
166         #(parameter width=16, N_2=5)
167         (input logic [N_2-1:0]      fftLevel,

```

```

168     input logic [N_2-1:0] flyInd,
169     output logic [N_2-1:0] adrA,
170     output logic [N_2-1:0] adrB,
171     output logic [N_2-2:0] twiddleadr);
172
173     logic [N_2-1:0] tempA;
174     logic [N_2-1:0] tempB;
175
176     always_comb begin
177         tempA = flyInd << 1'd1;
178         tempB = tempA + 1'd1;
179         adrA = ((tempA << fftLevel) | (tempA >> (N_2 - fftLevel))) & 5'h1f;
180
181         adrB = ((tempB << fftLevel) | (tempB >> (N_2 - fftLevel))) & 5'h1f;
182         twiddleadr = ((32'hffff_fff0 >> fftLevel) & 32'hf) & flyInd;
183     end
184 endmodule // calcAddr
185
186 module fft_twiddleROM
187     #(parameter width=16, N_2=5)
188     (input logic [N_2-2:0] twiddleadr, // 0 - 1023 = 10 bits
189     output logic [2*width-1:0] twiddle);
190
191     // twiddle table pseudocode: w[k] = w[k-1] * w,
192     // where w[0] = 1 and w = exp(-j 2pi/N)
193     // for k=0... N/2-1
194
195     logic [2*width-1:0] vectors [0:2**(N_2-1)-1];
196     initial $readmemb("rom/twiddle.vectors", vectors);
197     assign twiddle = vectors[twiddleadr];
198
199 endmodule // fft_twiddleROM
200
201
202 // make sure the script rom/hann.py has been run with
203 // the desired width! the `width` param should be equal to `q` in the script.
204 // todo: test hann windowing (does the read need to be clocked)?
205 module hann_lut
206     #(parameter width=16, N_2=5)
207     (input logic clk,
208     input logic [N_2-1:0] idx,
209     output logic [width-1:0] out);
210
211     logic [width-1:0] vectors[2**N_2-1:0];
212     initial $readmemb("rom/hann.vectors", vectors);
213
214     always @(posedge clk)
215         out <= vectors[idx];
216
217 endmodule // hann_lut
218
219
220 // explicit so that it is inferred, and we control
221 // the truncation of the output.
222 module mult
223     #(parameter width=16)
224     (input logic signed [width-1:0] a,
225     input logic signed [width-1:0] b,

```

```

226     output logic signed [width-1:0] out);
227
228     logic [2*width-1:0]          untruncated_out;
229
230     assign untruncated_out = a * b;
231     assign out = untruncated_out[30:15];
232     // see slade paper. this works as long as we're not
233     // multiplying two maximum mag. negative numbers.
234
235 endmodule // mult
236
237
238 module complex_mult
239     #(parameter width=16)
240     (input logic [2*width-1:0] a,
241      input logic [2*width-1:0] b,
242      output logic [2*width-1:0] out);
243
244     logic signed [width-1:0] a_re, a_im, b_re, b_im, out_re, out_im;
245     assign a_re = a[31:16]; assign a_im = a[15:0];
246     assign b_re = b[31:16]; assign b_im = b[15:0];
247
248     logic signed [width-1:0] a_re_be_re, a_im_b_im, a_re_b_im, a_im_b_re;
249     mult #(width) m1 (a_re, b_re, a_re_be_re);
250     mult #(width) m2 (a_im, b_im, a_im_b_im);
251     mult #(width) m3 (a_re, b_im, a_re_b_im);
252     mult #(width) m4 (a_im, b_re, a_im_b_re);
253
254     assign out_re = (a_re_be_re) - (a_im_b_im);
255     assign out_im = (a_re_b_im) + (a_im_b_re);
256     assign out = {out_re, out_im};
257 endmodule // complex_mult
258
259 module fft_butterfly
260     #(parameter width=16)
261     (input logic [2*width-1:0] twiddle,
262      input logic [2*width-1:0] a,
263      input logic [2*width-1:0] b,
264      output logic [2*width-1:0] aout,
265      output logic [2*width-1:0] bout);
266
267     logic signed [width-1:0] a_re, a_im, aout_re, aout_im, bout_re, bout_im;
268     logic signed [width-1:0] b_re_mult, b_im_mult;
269     logic [2*width-1:0] b_mult;
270
271
272     // expand to re and im components
273     assign a_re = a[2*width-1:width];
274     assign a_im = a[width-1:0];
275
276     // perform computation
277     complex_mult #(width) twiddle_mult(b, twiddle, b_mult);
278     assign b_re_mult = b_mult[31:16];
279     assign b_im_mult = b_mult[15:0];
280
281     assign aout_re = a_re + b_re_mult;
282     assign aout_im = a_im + b_im_mult;
283

```



```

284     assign bout_re = a_re - b_re_mult;
285     assign bout_im = a_im - b_im_mult;
286
287     // pack re and im outputs
288     assign aout = {aout_re, aout_im};
289     assign bout = {bout_re, bout_im};
290
291 endmodule // fft_butterfly
292
293
294 // adapted from HDL example 5.7 in Harris TB
295 module twoport_RAM
296     #(parameter width=16, N_2=5)
297     (input logic          clk,
298      input logic          we,
299      input logic [N_2-1:0] adra,
300      input logic [N_2-1:0] adrb,
301      input logic [2*width-1:0] wda,
302      input logic [2*width-1:0] wdb,
303      output logic [2*width-1:0] rda,
304      output logic [2*width-1:0] rdb);
305
306     reg [2*width-1:0]          mem [2**N_2-1:0];
307
308     always @(posedge clk)
309         if (we)
310             begin
311                 mem[adra] <= wda;
312                 mem[adrb] <= wdb;
313             end
314
315     assign rda = mem[adra];
316     assign rdb = mem[adrb];
317
318 endmodule // twoport_RAM
319
320 module complex_mag
321     #(parameter width=16)
322     (input logic [2*width-1:0] a,
323      output logic [2*width-1:0] out);
324
325     logic [2*width-1:0]          b;
326     logic signed [width-1:0]     b_re, b_im;
327
328     assign b_re = a[31:16];
329     assign b_im = -a[15:0];
330     assign b = {b_re, b_im};
331
332     complex_mult mag_mult(a, b, out);
333
334 endmodule // magnitude

```

C. spi.sv

```

1  typedef enum logic [3:0] {SPI_IDLE, SPI_LOAD, SPI_WAIT, SPI_SHIFT, SPI_ERROR}
   → spi_state;
2  module spi_slave(input logic      clk,
3                  input logic      reset,
4                  input logic      uscki, // non-synchronous miso
5                  input logic      umosi, // non-synchronous mosi
6                  input logic      uce,   // non-synchronous chip-enable
7                  input logic [31:0] data, // 32-bit. based on adr.
8                  output logic [4:0] adr, // to address data ram
9                  output logic      miso);
10
11  // cpol = 0 (idle low)
12  // cpha = 1 (shift on leading edge (posedge), sample on lagging edge (negedge))
13  logic      scki, mosi, ce;
14  sync scki_sync(clk, uscki, scki);
15  sync mosi_sync(clk, umosi, mosi);
16  sync ce_sync(clk, uce, ce);
17
18  logic      posedge_scki;
19  pos_edge pos_edge_scki(clk, scki, posedge_scki);
20
21  logic [31:0] data_out;
22  logic [4:0] bit_idx;
23  spi_state state, nextstate;
24
25  assign miso = data_out[31]; // MSB. shifted out
26
27  // SPI state register
28  always_ff @(posedge clk) begin
29      if (reset) state <= SPI_IDLE;
30      else state <= nextstate;
31  end
32
33  // SPI state transition logic
34  always_comb begin
35      case (state)
36          SPI_IDLE : if (ce) nextstate <= SPI_LOAD;
37          else nextstate <= SPI_IDLE;
38          SPI_LOAD : nextstate <= SPI_WAIT;
39          SPI_WAIT : if (posedge_scki) begin
40              if (bit_idx != 31) nextstate <= SPI_SHIFT;
41              else nextstate <= SPI_LOAD;
42          end
43          else if (~ce) nextstate <= SPI_IDLE;
44          else nextstate <= SPI_WAIT;
45          SPI_SHIFT : nextstate <= SPI_WAIT;
46          default : nextstate <= SPI_ERROR;
47      endcase // case (state)
48  end
49
50  // adr logic
51  always_ff @(posedge clk) begin
52      if (state == SPI_IDLE)
53          adr <= 0;
54      else if (state == SPI_LOAD)
55          adr <= adr + 1'b1;

```

```

56     end
57
58     // bit_idx logic
59     always_ff @(posedge clk) begin
60         if (state == SPI_IDLE || state == SPI_LOAD)
61             bit_idx <= 0;
62         else if (state == SPI_SHIFT)
63             bit_idx <= bit_idx + 1'b1;
64     end
65
66     // data_out logic
67     always_ff @(posedge clk) begin
68         if (state == SPI_LOAD)
69             data_out <= data;
70         else if (state == SPI_SHIFT)
71             data_out <= {data_out[30:0], 1'b0};
72     end
73
74 endmodule // spi_slave
75
76 // positive edge detection in synchronus logic
77 module pos_edge(input logic clk,
78                input logic in,
79                output logic out);
80
81     logic last;
82     always_ff @(posedge clk) begin
83         last <= in;
84     end
85     assign out = (last == 0 && in == 1);
86
87 endmodule // pos_edge
88
89 // negative edge detection in synchronus logic
90 // (unused)
91 module neg_edge(input logic clk,
92                input logic in,
93                output logic out);
94
95     logic last;
96     always_ff @(posedge clk) begin
97         last <= in;
98     end
99     assign out = (last == 1 && in == 0);
100
101 endmodule // pos_edge
102
103 // synchronizer chain
104 module sync(input logic clk,
105            input logic in,
106            output logic out);
107
108     logic m1;
109     always_ff @(posedge clk) begin
110         m1 <= in;
111         out <= m1;
112     end
113

```

```
114 endmodule // sync
```

D. *beat_track.sv*

```

1  typedef enum logic [1:0] {BEAT_LOAD, BEAT_EVAL, BEAT_RESET, BEAT_ERROR}
   → beat_load_state;
2  module beat_track
3      #(parameter wait_samples=30)
4      (input logic      clk,
5       input logic      reset,
6       input logic [5:0] sample_ctr,
7       input logic [31:0] data,
8       input logic      fft_write,
9       input logic      fft_done,
10      input logic [7:0] thresh,
11      output logic      beat_out,
12      output logic [7:0] debug);
13
14      ////////////////////////////////// load control
15      beat_load_state      state, nextstate;
16      always_ff @(posedge clk) begin
17          if (reset) state <= BEAT_RESET;
18          else      state <= nextstate;
19      end
20
21      always_comb
22          case (state)
23              BEAT_LOAD :
24                  if (~fft_write) nextstate = BEAT_EVAL;
25                  else           nextstate = BEAT_LOAD;
26              BEAT_EVAL :      nextstate = BEAT_RESET;
27              BEAT_RESET :
28                  if (fft_write) nextstate = BEAT_LOAD;
29                  else           nextstate = BEAT_RESET;
30              BEAT_ERROR :     nextstate = BEAT_ERROR;
31              default :       nextstate = BEAT_ERROR;
32          endcase // case (state)
33      ////////////////////////////////// end load control
34
35      ////////////////////////////////// accumulator
36      logic [31:0]      data_mag;
37      logic signed [31:0] accum, accum_stable;
38      logic signed [15:0] mag_real;
39
40      assign debug = accum_stable[7:0];
41
42      assign mag_real = data_mag[31:16];
43      complex_mag magnitude(data, data_mag);
44
45      // todo: potential error if we were to try to accumulate
46      //      the first fft output sample (since we need
47      //      the state to be out of BEAT_RESET to accum.)
48      always_ff @(posedge clk) begin
49          if (reset || (state == BEAT_RESET))
50              begin
51                  accum <= 0;
52                  // accum_stable <= 0; // debug, easier not to reset
53              end
54          // choose bins 10..16 (see sim .ipynb)
55          else if ((sample_ctr >= 10) && (sample_ctr <= 16) && fft_write)

```

```

56     begin
57         accum <= accum + mag_real;
58     end
59     if (state == BEAT_EVAL)
60         accum_stable <= accum;
61 end
62 ////////////////////////////////////////////////// end accumulator
63
64 ////////////////////////////////////////////////// beat filter
65 logic [31:0]          wait_ctr;
66 logic                over;
67
68 // debouncing & thresholding logic
69 always_ff @(posedge clk) begin
70     if (reset) begin
71         wait_ctr <= wait_samples + 1'b1;
72         over <= 0;
73     end
74     else if (state == BEAT_EVAL) begin
75         if (accum > thresh) begin // threshold met
76             wait_ctr <= 0;
77             over <= 1;
78         end else begin // threshold not met
79             if (wait_ctr > wait_samples) begin
80                 over <= 0;
81                 wait_ctr <= wait_ctr;
82             end else begin
83                 wait_ctr <= wait_ctr + 1'b1;
84                 over <= over;
85             end
86         end
87     end // if (state == BEAT_EVAL)
88 end // always_ff @ (posedge clk)
89
90 always_ff @(posedge clk) begin
91     if (state == BEAT_EVAL) begin
92         if ((accum > thresh) && ~over && (wait_ctr > wait_samples))
93             beat_out <= 1;
94         else
95             beat_out <= 0;
96     end
97 end
98 ////////////////////////////////////////////////// end beat filter
99
100
101 endmodule // beat_track

```

E. testbenches.sv

```

1 module i2s_testbench();
2     logic clk, reset, din, bck, lrck, scki;
3     logic [24:0] left, right; // 23 + 1 msb pad
4     logic [8:0] i;
5
6     initial
7         forever begin
8             clk = 1'b0; #5;
9             clk = 1'b1; #5;
10        end
11
12    initial begin
13        reset = 1'b1;
14        i = 0;
15    end
16
17    i2s dut(clk, reset, din, bck, lrck, scki, left, right);
18
19    always @(posedge clk) begin
20        if (i == 10)
21            reset = 0;
22        i = i + 1;
23    end
24 endmodule // i2s_testbench
25
26
27 // requires manually checking! compare to values in file.
28 // need to copy the rom/ dir into the simulation/modelsim/ dir
29 module hannrom_testbench #(parameter width=16, N_2=5) ();
30     logic clk;
31     logic [N_2-1:0] idx;
32     logic [width-1:0] out;
33
34     // clk. if ns scale, then we're running @ 11.9 MHz
35     initial
36         forever begin
37             clk = 1'b0; #5;
38             clk = 1'b1; #5;
39         end
40
41     initial begin
42         idx = 0;
43     end
44
45     always @(posedge clk) begin
46         idx =idx+1'b1;
47     end
48
49     hann_lut dut(clk, idx, out);
50
51 endmodule // twiddlerom_testbench
52
53 // tested
54 module bgu_testbench #(parameter width=16) ();
55     logic clk;
56     logic [2*width-1:0] twiddle;

```

```

57  logic [2*width-1:0] a;
58  logic [2*width-1:0] b;
59  logic [2*width-1:0] aout;
60  logic [2*width-1:0] bout;
61
62  initial
63      forever begin
64          clk = 1'b0; #5;
65          clk = 1'b1; #5;
66      end
67
68  initial begin
69      twiddle = 0;
70      a = 0;
71      b = 0;
72      aout = 0;
73      bout = 0; #10;
74      assert (aout===0 && bout===0) else $error("case 1 failed.");
75
76      twiddle = {16'h7FFF, 16'b0}; #10; assert(aout===0 && bout===0) else $error("case
77      ↪ 2 failed.");
78      b = {16'h7FFF, 16'b0}; #10; assert(aout==={16'h7FFE,16'b0} && bout==={16'h8002,
79      ↪ 16'b0}) else $error("case 3 failed.");
80
81      // real test case:
82      // real b*w out: 0xEE59 (-4520). im b*w out: 0x58C2 (22722).
83      // aout: 141 + j27382. bout: 9179 - j18062.
84      twiddle = {16'h471C, 16'h6A6C}; a={16'h1234, 16'h1234}; b={16'h3FFF, 16'h3FFF};
85      ↪ #10;
86      assert(aout==={16'h008C, 16'h6AF6} && bout==={16'h23DC, 16'hB972}) else
87      ↪ $error("case 4 failed!");
88
89      $display("BGU tests complete.");
90  end
91
92  fft_butterfly dut(twiddle, a, b, aout, bout);
93
94  endmodule // twiddlerom_testbench
95
96  // verify that RAM works, and is fully two-port.
97  // tested.
98  module ram_testbench #(parameter width=16, N_2=5)();
99      logic clk;
100     initial
101         forever begin
102             clk = 1'b0; #5;
103             clk = 1'b1; #5;
104         end
105
106     logic we;
107     logic [N_2-1:0] adra;
108     logic [N_2-1:0] adrb;
109     logic [2*width-1:0] wda;
110     logic [2*width-1:0] wdb;
111     logic [2*width-1:0] rda;
112     logic [2*width-1:0] rdb;
113
114     twoport_RAM #(width, N_2) dut(clk, we, adra, adrb, wda, wdb, rda, rdb);

```



```

111
112 initial begin
113     we = 0; adra = 0; adrb = 0; wda = 0; wdb = 0; rda = 0; rdb = 0; #10
114     adra = 10; adrb = 12; wda = 10; wdb = 12; we = 1; #10;
115     we = 0; #20; adra = 12; adrb = 10; #10; assert(rda === 12 && rdb === 10) else
116     → $error("ram test failed.");
117 end
118 endmodule // ram_testbench
119
120
121 // outdated (reset signal). previously tested working.
122 module agu_testbench #(parameter width=16, N_2=5)();
123
124     // inputs
125     logic clk;
126     initial
127         forever begin
128             clk = 1'b0; #5;
129             clk = 1'b1; #5;
130         end
131     logic start;
132
133     // outputs
134     logic done;
135     logic rdssel;
136     logic we0;
137     logic [N_2-1:0] adr0a;
138     logic [N_2-1:0] adr0b;
139     logic we1;
140     logic [N_2-1:0] adr1a;
141     logic [N_2-1:0] adr1b;
142     logic [N_2-2:0] twiddleadr;
143
144     fft_agu #(width, N_2) agu(clk, start, done, rdssel, we0, adr0a, adr0b, we1, adr1a,
145     → adr1b, twiddleadr);
146
147     initial begin
148         // init inputs and outputs to zero/default
149         start = 0; done = 0; rdssel = 0; we0 = 0; adr0a = 0; adr0b = 0; we1 = 0; adr1a =
150         → 0; adr1b = 0; twiddleadr = 0; #10;
151
152         // init inputs to starting values.
153         start = 1; #10;
154     end
155 endmodule // agu_testbench
156
157 // fft module test.
158 // loads input from          rom/slade_test_in.memh,
159 // compares output to        rom/slade_test_out.memh,
160 // writes computed output to rom/fft_test_out.memh.
161 // (see "/sim/verify sim fft.ipynb" to process output)
162 //
163 // Note that the slade output values are incorrect, so we should
164 // verify in the jupyter notebook, not with slade_test_out.memh
165 module slade_fft_testbench();
166     logic clk;

```

```

166 logic start, load, done, reset;
167 logic signed [15:0] rd, expected_re, expected_im, wd_re, wd_im;
168 logic [31:0] wd;
169 logic [31:0] idx, out_idx, expected;
170
171 logic [15:0] input_data [0:31];
172 logic [31:0] expected_out [0:31];
173
174 //
175 → https://stackoverflow.com/questions/25607124/test-bench-for-writing-verilog-output-to-a
176 integer f; // file pointer?
177
178 fft #(16, 5, 0) dut(clk, reset, start, load, rd, wd, done); // no hann
179
180 // clk
181 always
182 begin
183     clk = 1; #5; clk=0; #5;
184 end
185
186 // start of test
187 initial
188 begin
189     $readmemh("rom/slade_test_in.memh", input_data);
190     $readmemh("rom/slade_test_out.memh", expected_out);
191     f = $fopen("rom/fft_test_out.memh", "w"); // write computed vals
192     idx=0; reset=1; #40; reset=0;
193 end
194
195 always @(posedge clk)
196 if (~reset) idx <= idx + 1;
197 else idx <= idx;
198
199 always @(posedge clk)
200 if (load) out_idx <= 0;
201 else if (done) out_idx <= out_idx + 1;
202
203 // load/start logic
204 assign load = idx < 32;
205 assign start = idx == 32;
206 assign rd = load ? input_data[idx[4:0]] : 0;
207 assign expected = expected_out[out_idx[4:0]];
208 assign expected_re = expected[31:16];
209 assign expected_im = expected[15:0];
210 assign wd_re = wd[31:16];
211 assign wd_im = wd[15:0];
212
213 always @(posedge clk)
214 if (done) begin
215     if (out_idx <= 31) begin
216         $fwrite(f, "%h\n", wd);
217         if (wd != expected) begin
218             $display("Error @ out_idx %d: expected %b (got %b) expected: %d+j%d,
219                 ↪ got %d+j%d", out_idx, expected, wd, expected_re, expected_im, wd_re,
220                 ↪ wd_im);
221         end
222     end
223 end else begin
224     $display("Slade FFT test complete.");
225 end

```

```

221         $fclose(f);
222     end
223 end
224 endmodule // fft_testbench
225
226 module toplevel_testbench();
227     logic clk, nreset, din, uscki, umosi, miso, bck, lrck, scki, fmt, uce, beat_out;
228     logic [7:0] LEDs;
229     logic [1:0] md;
230
231     logic [63:0] idx;
232     logic [31:0] sample_idx, bck_idx;
233     logic [24:0] input_sample;
234     logic [23:0] input_data [0:9720234];
235
236     // clk
237     always
238     begin
239         clk = 1; #5; clk=0; #5;
240     end
241
242     always_ff @(posedge clk)
243     if (~nreset) idx <= idx + 1;
244     else idx <= idx;
245
246     initial begin
247         $readmemh("rom/toplevel_test_in.memh", input_data);
248         sample_idx = 0;
249         nreset = 0; #100; nreset = 1;
250     end
251
252     // feed in samples!
253     always @(negedge lrck) begin
254         input_sample <= {1'b0, input_data[sample_idx]};
255         sample_idx <= sample_idx + 1;
256     end
257     always @(negedge bck) begin
258         input_sample <= {input_sample[23:0], 1'b0}; // 25 bits wide to account for first
        → non-sampling bck.
259     end
260     assign din = lrck ? 0 : input_sample[24];
261
262     final_fpga dut(clk, nreset, din, uscki, umosi, uce, bck, lrck, scki, fmt, md, miso,
        → LEDs, beat_out);
263
264     // spi stuff
265     always begin
266         uscki = 1; #30; uscki = 0; #30;
267     end
268
269     initial begin
270         umosi = 0;
271         uce=0;
272         #200000;
273         uce=1;
274     end
275
276

```

```
277 endmodule // toplevel_testbench
278
279 module spi_testbench();
280     logic clk, reset;
281     logic uscki, umosi, miso, uce;
282     logic [31:0] data;
283     logic [4:0] adr;
284     logic [31:0] sreg_in;
285
286     assign data = {27'b0, adr}; // simple
287
288     // clk
289     always
290         begin
291             clk = 1; #5; clk=0; #5;
292         end
293
294     always begin
295         uscki = 1; #30; uscki = 0; sreg_in = {sreg_in[30:0], miso}; #30;
296     end
297
298     initial begin
299         umosi = 0; uce = 0; reset=1; #100; reset=0; #100; uce=1;
300     end
301
302     spi_slave dut(clk, reset, uscki, umosi, uce, data, adr, miso);
303
304 endmodule // spi_testbench
```

F. *twiddle.py*

```

1 # Alec Vercruysse
2 # 2021-11-16
3 # generate N-point q-bit two's complement integer twiddle bits
4
5 import numpy as np
6
7
8 # required since we need signed representation
9 # https://stackoverflow.com/questions/699866/python-int-to-binary-string
10
11 def int2bin(integer, digits):
12     if integer >= 0:
13         return bin(integer)[2:].zfill(digits)
14     else:
15         return bin(2**digits + integer)[2:]
16
17
18 i2b = np.vectorize(int2bin)
19
20 N = 32
21 q = 16
22
23 n = np.arange(N/2)
24 #wi = np.exp(1j * np.pi*2/N)
25 #w = np.power(wi, n)
26
27 #w_re = np.real(w)
28 w_re = np.cos(2*np.pi*n/N)
29 w_re = (w_re * (2**(q-1) - 1)).astype('int')
30 w_re = i2b(w_re, q)
31
32 # w_im = np.imag(w)
33 w_im = -np.sin(2*np.pi*n/N)
34 w_im = (w_im * (2**(q-1) - 1)).astype('int')
35 w_im = i2b(w_im, q)
36
37 with open("twiddle.vectors", 'w') as f:
38     for i in range(len(w_re)):
39         f.write(w_re[i] + " " + w_im[i] + "\n")
40
41 with open("../simulation/modelsim/rom/twiddle.vectors", 'w') as f:
42     for i in range(len(w_re)):
43         f.write(w_re[i] + " " + w_im[i] + "\n")

```

G. fft.cpp

Used to verify the FPGA FFT operation.

```
1 //32 point FFT implementation in C++ based on Slade paper
2
3 #include <stdio.h>
4
5 int main() {
6
7     typedef int16_t newType;
8
9     // Initial real data
10    newType Data_r[32] = {
11        0x3FF,
12        0x3FF,
13        0xfc01,
14        0xfc01,
15
16        0x3FF,
17        0x3FF,
18        0xfc01,
19        0xfc01,
20
21        0x3FF,
22        0x3FF,
23        0xfc01,
24        0xfc01,
25
26        0x3FF,
27        0x3FF,
28        0xfc01,
29        0xfc01,
30
31        0x3FF,
32        0x3FF,
33        0xfc01,
34        0xfc01,
35
36        0x3FF,
37        0x3FF,
38        0xfc01,
39        0xfc01,
40
41        0x3FF,
42        0x3FF,
43        0xfc01,
44        0xfc01,
45
46        0x3FF,
47        0x3FF,
48        0xfc01,
49        0xfc01
50    };
51
52    // Initial imaginary data
53    newType Data_i[32] = {
54        0x0,
55        0x0,
```

```
56         0x0,
57         0x0,
58         0x0,
59         0x0,
60         0x0,
61         0x0,
62         0x0,
63         0x0,
64         0x0,
65         0x0,
66         0x0,
67         0x0,
68         0x0,
69         0x0,
70         0x0,
71         0x0,
72         0x0,
73         0x0,
74         0x0,
75         0x0,
76         0x0,
77         0x0,
78         0x0,
79         0x0,
80         0x0,
81         0x0,
82         0x0,
83         0x0,
84         0x0,
85         0x0
86     };
87
88     // twiddle factors real
89     newType Tw_r[16] = {
90         0x7fff,
91         0x7d89,
92         0x7641,
93         0x6a6d,
94         0x5a82,
95         0x471c,
96         0x30fb,
97         0x18f9,
98         0x0,
99         0xe707,
100        0xcf05,
101        0xb8e4,
102        0xa57e,
103        0x9593,
104        0x89bf,
105        0x8277
106     };
107
108     // twiddle factors imaginary
109     newType Tw_i[16] = {
110         0,
111         0x1859,
112         0x30fb,
113         0x471c,
```

```

114     0x5a82,
115     0x6a6d,
116     0x7641,
117     0x7d89,
118     0x7fff,
119     0x7d89,
120     0x7641,
121     0x6a6d,
122     0x5a82,
123     0x471c,
124     0x30fb,
125     0x1859
126 };
127
128 for(newType i = 0; i < 5; i++){ // 5 levels for 2^5 = 32 point FFT
129     for(newType j = 0; j < 16; j++){ // operating on 16 bit ints
130         newType ja=j<<1;
131         newType jb=ja+1;
132         ja = ((ja << i) | (ja >> (5-i))) & 0x1f; // Address A; 5 bit circular left
           ↳ shift
133         jb = ((jb << i) | (jb >> (5-i))) & 0x1f ; // Address B; implemented using
           ↳ C statements
134         newType TwAddr = ((0xffffffff0 >> i) & 0xf) & j; // Twiddle addresses
135
136         newType temp_r = ((Data_r[jb] * Tw_r[TwAddr]) / 32768) - ((Data_i[jb] *
           ↳ Tw_i[TwAddr]) / 32768);
137         newType temp_i = ((Data_r[jb] * Tw_i[TwAddr]) / 32768) + ((Data_i[jb] *
           ↳ Tw_r[TwAddr]) / 32768);
138         if(ja == 0 || jb == 0){
139             printf("2nd val, ja: %d, jb: %d, realA: %x, realB %x, tempR: %x,
           ↳ tempI: %x, TwR: %x, TwI: %x, TwAddr: %d, \n", ja, jb, Data_r[ja],
           ↳ Data_r[jb], temp_r, temp_i, Tw_r[TwAddr], Tw_i[TwAddr], TwAddr);
140         }
141
142         //Sets data for level
143         Data_r[jb] = Data_r[ja] - temp_r;
144         Data_i[jb] = Data_i[ja] - temp_i;
145         Data_r[ja] += temp_r;
146         Data_i[ja] += temp_i;
147     }
148     for(newType k = 0; k < 32; k++){
149         printf("%d %x %x \n", k, Data_r[k], Data_i[k]);
150     }
151 }
152 }
153 }

```


APPENDIX C
STM32F401RE C CODE

Requires standard E155 libraries provided by Prof. Brake.

A. Servo.c

```

1 #include <stdio.h>
2 #include "STM32F401RE.h"
3
4 ///////////////////////////////////////////////////////////////////
5 // Constants
6 ///////////////////////////////////////////////////////////////////
7
8 #define SERVO_PIN    4 // GPIOA
9 #define BEAT_PIN    0 // GPIOA
10 #define GREEN_PIN   10 // GPIOB
11 #define RED_PIN     1 // GPIOA
12
13 #define USART_ID    USART2_ID
14
15 #define MIN_MICROS  770
16 #define MAX_MICROS  2270
17 #define CYCLE_MICROS 20000
18
19 // Used for testing
20 const float usPerDeg = (MAX_MICROS - MIN_MICROS)/180;
21 // takes in an angle from 0-180, spits out microseconds to write to servo
22 long angleToMicros(float angle){
23     return (long)(angle * usPerDeg) + MIN_MICROS;
24 }
25
26 // Servo Pattern points
27
28 // Red laser pattern locations
29 #define RPP0 770
30 #define RPP1 917
31 #define RPP2 1022
32 #define RPP3 1136
33 #define RPP4 1242
34 #define RPP5 1370
35 #define RPP6 1465
36 #define RPP7 1599
37 #define RPP8 1724
38 #define RPP9 1852
39 #define RPPA 1960
40 #define RPPB 2084
41 #define RPPC 2204
42 #define RPPD 2269
43
44 // Green laser pattern locations
45 #define GPP0 770
46 #define GPP1 870
47 #define GPP2 966
48 #define GPP3 1091
49 #define GPP4 1208
50 #define GPP5 1328
51 #define GPP6 1442
52 #define GPP7 1532

```

```

53 #define GPP8 1664
54 #define GPP9 1792
55 #define GPPA 1862
56 #define GPPB 1978
57 #define GPPC 2134
58 #define GPPD 2269
59
60 //Pattern set 1
61
62 // start, end, red, green
63 // int pats[6][4] = {
64 //             {GPP0,  GPP1,  1,  1},
65 //             {RPP0,  RPP1,  0,  1},
66 //             {GPP2,  GPP3,  1,  1},
67 //             {RPP3,  RPP4,  1,  0},
68 //             {RPP5,  RPP6,  1,  0},
69 //             {RPP7,  RPP8,  1,  0} //1328, 1442
70 //             };
71
72 // Pattern set 2
73
74 int pats[6][4] = {
75     {GPPC,  GPPD,  1,  1},
76     {GPPA,  GPPB,  1,  1},
77     {GPP8,  GPP9,  0,  1},
78     {RPP6,  RPP7,  1,  0},
79     {RPP4,  RPP5,  1,  0},
80     {RPP2,  RPP3,  1,  0}
81 };
82
83 // used for printing
84 char text[50];
85
86 int main(void) {
87     // Configure flash latency and set clock to run at 84 MHz
88     configureFlash();
89
90     /* Configure APB prescalers
91     1. Set APB2 (high-speed bus) prescaler to no division
92     2. Set APB1 (low-speed bus) to divide by 2.
93     */
94     RCC->CFGR.PPRE2 = 0b000;
95     RCC->CFGR.PPRE1 = 0b100;
96
97     configureClock();
98
99     // Enable GPIOA clock
100    RCC->APB2ENR |= (1 << 16); //Enable TIM10
101    RCC->APB2ENR |= (1 << 17); //Enable TIM10
102    RCC->APB2ENR |= (1 << 18); //Enable TIM11
103    RCC->AHB1ENR.GPIOAEN = 1; // Enable GPIOA Clock
104    RCC->AHB1ENR.GPIOBEN = 1; // Enable GPIOA Clock
105
106    // Servo Pin
107    pinMode(GPIOA, SERVO_PIN, GPIO_OUTPUT);
108    // Beat Pin from FPGA
109    pinMode(GPIOA, BEAT_PIN, GPIO_INPUT);
110    // Red Laser Transistor -> Relay

```

```

111  pinMode(GPIOA, RED_PIN, GPIO_OUTPUT);
112  // Green Laser Transistor -> Relay
113  pinMode(GPIOB, GREEN_PIN, GPIO_OUTPUT);
114
115
116  USART_TypeDef* USART = initUSART(USART_ID);
117
118  // Print millis timer
119  // PSC + 1 = 42000
120  // 84MHz with a 42000 prescaler gives 0.5 ms resolution
121  // Can count to 32 seconds maximum
122  TIM9->PSC = 41999;
123  TIM9->CR1 |= (1 << 0); // Enable the counter
124  TIM9->EGR |= (1 << 0); // Generate an update event
125
126  // Servo Micros Timer:
127  // Goal, Count to 20,000, microsecond resolution
128  // PSC + 1 = 84
129  // 84MHz with a 84 prescaler gives microsecond resolution
130  // Can count to 2^16 > 20,000
131  TIM10->PSC = 83;
132  TIM10->CR1 |= (1 << 0); // Enable the counter
133  TIM10->EGR |= (1 << 0); // Generate an update event
134
135  // Beat Pin Millis Length Timer:
136  // PSC + 1 = 42000
137  // 84MHz with a 42000 prescaler gives 0.5 ms resolution
138  // Can count to 32 seconds maximum
139  TIM11->PSC = 41999;
140  TIM11->CR1 |= (1 << 0); // Enable the counter
141  TIM11->EGR |= (1 << 0); // Generate an update event
142
143
144  TIM9->CNT = 0; // Print
145  TIM10->CNT = 0; // Servo Micros
146  TIM11->CNT = 0; // BPM
147
148  uint8_t prevBeatRead = 0; // boolean variable that tracks previous read value
149
150  int beatIntervalMs = 10000;
151
152  int patInd = 0;
153
154  uint8_t patState = 0;
155
156  digitalWrite(GPIOB, GREEN_PIN, 1);
157  digitalWrite(GPIOA, RED_PIN, 1);
158
159  while(1){
160
161      // Pattern selection
162
163      if(beatIntervalMs < 250){ //< 0.25sec, bpm > 240
164          patInd = 0;
165      } else if(beatIntervalMs < 500){ //< 0.5sec, bpm > 120
166          patInd = 2;
167      } else if(beatIntervalMs < 1000){ //< 1sec, bpm > 60
168          patInd = 3;

```

```

169     } else if (beatIntervalMs < 2000) { // < 2sec, 60 > bpm > 30
170         patInd = 4;
171     } else if (beatIntervalMs >= 2000){ // > 2sec, 30 > bpm
172         patInd = 5;
173     }
174
175     // Writes Servo PWM signal out
176     long curMicros = TIM10->CNT;
177     long microsDes = pats[patInd][patState];
178     if (curMicros < microsDes) {
179         digitalWrite(GPIOA, SERVO_PIN, 1);
180     } else if (curMicros < CYCLE_MICROS) {
181         digitalWrite(GPIOA, SERVO_PIN, 0);
182     } else {
183         TIM10->CNT = 0;
184     }
185
186     uint8_t curBeatRead = digitalRead(GPIOA, BEAT_PIN);
187
188     if (curBeatRead == 1 && prevBeatRead == 0) { // only on the rising edge
189         beatIntervalMs = (TIM11->CNT)/2;
190
191         digitalWrite(GPIOA, RED_PIN, pats[patInd][2]);
192         digitalWrite(GPIOB, GREEN_PIN, pats[patInd][3]);
193
194         // sprintf(text, "\n interval: %d | ind: %d | red: %d | green: %d\n",
195         ↪ beatIntervalMs, patInd, pats[patInd][2], pats[patInd][3]);
196         // for (size_t j = 0; text[j]; j++) {
197         //     sendChar(USART, text[j]);
198         // }
199         TIM11->CNT = 0;
200     }
201     prevBeatRead = curBeatRead;
202
203     if (TIM9->CNT > 200) {
204         // sprintf(text, "\n%d %d %d\n", beatIntervalMs, patInd, patState);
205         // for (size_t j = 0; text[j]; j++) {
206         //     sendChar(USART, text[j]);
207         // }
208         TIM9->CNT = 0;
209     }
210 }

```

REFERENCES

- [1] G. Slade, "The fast fourier transform in hardware: A tutorial based on an FPGA implementation," 03 2013.